# Genetic Improvement and Approximation: From Hardware to Software

#### Lukáš Sekanina

Brno University of Technology, Faculty of Information Technology Brno, Czech Republic sekanina@fit.vutbr.cz

IT4Innovations national015#80 supercomputing center@#01%101



CREST COW 45, London, January 25 - 26, 2016



IT.

### Motivation for Approximate computing

- Variability of circuit parameters for technology nodes < 45 nm is very HIGH
  - Low-power computing, but with unreliable components!
- High performance & low power computing is requested.
  - Many applications are errorresilient - the error can be traded for energy savings or performance.





# Outline



- Genetic improvement of complex digital circuits
- Genetic approximation of complex digital circuits
- Genetic approximation of elementary SW functions for microcontrollers: Median
- Conclusions

#### HDL – Hardware Description Languages





#### Digital circuit design with Cartesian GP [Miller 1999]



- Example: CGP parameters
  - n<sub>r</sub>=3 (#rows)
  - $n_c = 3$  (#columns)
  - $n_i = 3$  (#inputs)
  - $n_o = 2$  (#outputs)
  - n<sub>a</sub> = 2 (max. arity)
  - L = 3 (level-back parameter)
  - $\Gamma = \{ NAND^{(0)}, NOR^{(1)}, XOR^{(2)}, AND^{(3)}, OR^{(4)}, NOT^{(5)} \}$
  - Mutation-based (1+ $\lambda$ ) EA

#### NETLIST = GENOTYPE

#### Typical fitness function (circuit functionality):



Max: ~20 inputs Max: ~ tens of gates No scalable!!!

 $K = 2^{\text{inputs}}$  for combinational circuits.

# Functionality: Two types of specifications

- Complete specifications
  - A correct output value is requested for every possible input (e.g. for arithmetic circuits)
  - 2<sup>n</sup> test cases used to evaluate an *n*-input circuit
  - Impossible to improve the functionality of a correct solution, only non-functional parameters can be improved.
- Incomplete specifications
  - It is difficult to define correct output values for all possible inputs, e.g. filters, classifiers, predictors, ...
  - A circuit with an acceptable error is sought using a training set of k test cases, k << 2<sup>n</sup>
  - GI can improve functional and non-functional parameters.



Error = 0





- SAT solver is used to decide whether candidate circuit C<sub>i</sub> and reference circuit C1 are functionally equivalent.
  - If so, then  $fitness(C_i) = the number of gates in C_i;$
  - Otherwise: discard C<sub>i</sub>.

[Vašíček, Sekanina: Genetic Programming and Evolvable Machines 12(3), 2011]

### Creating an auxiliary circuit G





If C1 and C2 are not functionally equivalent then there is at least one assignment to the inputs for which the output of G is 1.

#### Tseitin transform to create CNF for circuit G





# SAT solver in action







### Experiment 1: Minimization of the number of gates



circuit	PI	PO	SIS	ABC	C1	C2	<b>C3</b>	CGP	impr.
apex1	45	45	1394	1862	1439	1272	1368	847	33,4%
apex2	39	3	151	225	221	195	299	90	40,4%
apex3	54	50	1405	1737	1494	1332	1515	1038	22,1%
apex5	117	88	751	768	728	609	921	613	-0,7%
cordic	23	2	67	61	67	49	90	32	34,7%
cps	24	109	1128	1109	1150	975	967	585	39,5%
duke2	22	29	406	356	417	366	357	260	27,0%
e64	65	65	192	384	183	191	255	129	29,5%
ex4p	128	28	488	523	468	467	555	349	25,3%
misex2	25	18	111	121	94	89	108	71	20,2%
vg2	25	8	95	113	88	83	109	78	6,0%

CGP + SAT solver:

ES(1+1), 1 mut/chrom, seed: SIS, Gate set: {AND, OR, NOT, NAND, NOR, XOR} 100 runs (12 hours each)

Average area improvement: 25%

ABC, SIS – conventional open academic synthesis tools – very fast (seconds, minutes) C1, C2, C3 – commercial synthesis tools

[Vašíček, Sekanina: DATE 2011]

#### Experiment 1: Convergence curves





- More time  $\Rightarrow$  better results in the case of CGP
- Current circuit synthesis and optimization tools provide far from optimum circuits!

# Experiment 2: SAT solving combined with simulation

SAT solver is called only if the circuit simulation performed for a small subset of vectors has indicated no error in the candidate circuit.



100 combinational circuits (≥15 inputs) - IWLS2005, MCNC, QUIP benchmarks

Heavily optimized by ABC

- 1: alcom ( $N_G = 106$  gates;  $N_{PI} = 15$  inputs;  $N_{PO} = 38$  outputs)
- 100: ac97ctrl ( $N_G = 16,158; N_{PI} = 2,176; N_{PO} = 2,136$ )



CGP + SAT solver + circuit simulation

Y-axis: Gate reduction w.r.t. ABC after 15 minutes, 34% on average

▲ Gate reduction w.r.t. ABC after 24 hours

### Genetic approximation





- Relaxed equivalence checking is needed for approximate computing
  - What is the distance between functionality of two circuits?
  - How to calculate this distance for complex circuits when a simulation using a data set is not accurate?

The Hamming distance can be obtained using Binary Decision Diagrams for (many useful) complex circuits in a short time!



f = ac + bc



Operations over (RO)BDDs implemented by many libraries, e.g. Buddy.





- Create ROBDD for the parent circuit C<sub>A</sub>, the offspring circuit C<sub>B</sub> and the XOR gates.
- The error is the average Hamming distance

$$Error(A) = \frac{\sum_{i=1}^{n_o} SatCount(z_i)}{2^{n_i}}$$





□ Clmb (bus interface): 46 inputs, 33 outputs

□ Original clmb: 641 gates, 19 logic levels, |BDD| = 6966,  $|BDD_{opt}| = 627$  (SIFT in 2.3 s)

□ Optimized by CGP (no error allowed):

□ Best: 410 gates, 12 logic levels -- in 29 minutes (2.9 x 10<sup>6</sup> generations)

Median: 442 gates, 13 logic levels

Properly optimize before doing approximations!

#### Detailed error analysis for itc\_b10 circuit



Z. Vašíček and L. Sekanina. Evolutionary Design of Complex Approximate Combinational Circuits. Genetic Programming & Evolvable Machines, 2016, in press.



### The median function



corrupted image (10% pixels, impulse noise)

#### filtered image (9-input median filter)



#### Median as a comparator network





#### Approximations conducted by means of CGP (and training images):



|--|

Impl	Г	'ime [ $\mu$ s	5]		Energy [nWs]			
Impi.	STM32	PIC24	PIC16	-	STM32	PIC24	PIC16	
6-ops	2.8	54.5	170.5		86	377	342	
10-ops	3.3	70.8	251.5		102	490	504	
14-ops	3.9	86.8	336.5		118	600	674	
18-ops	4.5	104.5	424.1		138	723	850	
22-ops	5.0	116.7	487.8		151	808	978	
$26-\mathrm{ops}$	5.9	130.0	558.0		179	900	1118	
30-ops	6.0	142.0	627.4		181	983	1257	
$34\text{-}\mathrm{ops}$	6.4	154.0	819.7		196	1066	1643	
38-ops	6.9	165.5	885.0		210	1145	1774	
$\operatorname{qsort}$	28.5	1106.2			869	7655	—	

34.9% error prob.,max. error dist. 252% power reduction

4.8% error prob., max. error dist. 1 21% power reduction

fully-working median

ops = operations in the source code.

```
#define PIX_SORT(a,b) {
    if ((a)>(b))
        PIX_SWAP((a),(b));
}
```



V. Mrazek, Z. Vasicek and L. Sekanina. GECCO GI Workshop, 2015

### Conclusions

- Genetic improvement and genetic approximation introduced in the context of circuits described as netlists.
- Complete and incomplete specifications considered.
- The notion of relaxed equivalence checking was introduced.
- Future work
  - Efficient methods of relaxed equivalence checking
    - SAT-based, BDD-based, pseudo-Boolean polynomial representation-based etc.
  - Efficient search methods exploiting properties of a particular relaxed equivalence checking method
  - Real-world case studies

# Acknowledgement

- EHW group at Brno University of Technology
  - Zdeněk Vašíček, Michal Bidlo, Roland Dobai
  - Michaela Šikulová, Radek Hrbáček, Vojtěch Mrázek, David Grochol, and other students
- Research projects
  - IT4Innovations Centre of Excellence National supercomputing center
  - Advanced Methods for Evolutionary Design of Complex Digital Circuits, 2014 – 2016 (Czech Science Foundation)
  - Relaxed equivalence checking for approximate computing, 2016 – 2018 (Czech Science Foundation)



ehw@FIT

# Thank you for your attention!

#### Lukáš Sekanina

Brno University of Technology, Faculty of Information Technology Brno, Czech Republic sekanina@fit.vutbr.cz

IT4Innovations national01\$#80 supercomputing center@#01%101

